Verilog Code
Question # 00793392
Posted By:
Updated on: 02/09/2021 09:45 AM Due on: 03/19/2021
Design a module named counter_101 using behavioral Verilog code. The module output count increases by 1 each time a sequence ‘101’ is detected on the input datain. Assume that datain is a 7-bit value. For example, if the input is ‘1010001’, the count value is 1. If the input is ‘1101010’, the count value is 2.
-
Rating:
/5
